WRITE -8 bits are loaded into T1 low-order latched. Latch contents are transferred into low order counter at the time the high order COUNTER is loaded (Register 5).
READ - 8 bits from T1 lo-order counter are transferred to MPU. In addition T1 interrupt flag is reset (bit 6 in interrupt flag register).
In vectrex relation this register represents the scale factor for vectors.